

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 28 February 2002 (28.02.2002)

PCT

(10) International Publication Number WO 02/17445 A1

(51) International Patent Classification7: H01S 3/08, 5/00

(21) International Application Number: PCT/US01/41822

(22) International Filing Date: 21 August 2001 (21.08.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/227,161	22 August 2000 (22.08.2000)	US
60/227,165	22 August 2000 (22.08.2000)	US
60/226,866	22 August 2000 (22.08.2000)	US
60/262,541	16 January 2001 (16.01.2001)	US


- (71) Applicant: REGENTS OF THE UNIVERSITY OF CALIFORNIA, THE [US/US]; 1111 Franklin Street, 12th Floor, Oakland, CA 94607-5200 (US).
- (72) Inventors: COLDREN, Larry; 4665 Via Vistosa, Santa Barbara, CA 93110 (US). HALL, Eric, M.; 414 West

Ortega, Santa Barbara, CA 93101 (US). NAKAGAWA, Shigeru; 781 Acacia Walk, Unit J, Goleta, CA 93117 (US).


- (74) Agents: BERMAN, Charles et al.; Oppenheimer Wolff & Donnelly, Suite 3800, 2029 Century Park East, Los Angeles, CA 90067-3024 (US).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD,

[Continued on next page]

(54) Title: HEAT SPREADING LAYERS FOR VERTICAL CAVITY SURFACE EMITTING LASERS



(57) Abstract: A system and a method for reducing the temperature in a vertical-cavity surface-emitting laser, or VCSEL (1), including at least one heat spreading layer (4, 6) adjacent to one of the reflecting surfaces (2) in a VCSEL (1). The heat spreading lager (4, 6) has high thermal conductivity allowing heat to bypass one of the reflecting surfaces (2), thereby efficiently removing the heat away from the device (1). This also reduces the serial resistance and the thermal impedance of the VCSEL (1).



WO 02/17445 A1



Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

HEAT SPREADING LAYERS FOR VERTICAL CAVITY SURFACE EMITTING LASERS

STATEMENT OF GOVERNMENT-SPONSORED RESEARCH

[0001] This invention was made with the support of the United States Government under Grant No. MDA972-98-1-0001, awarded by the Department of Defense (DARPA). The Government has certain rights in this invention under 35 U.S.C. §202

CROSS-REFERENCE TO RELATED APPLICATIONS

[0002] The contents of this application are related to those provisional applications having serial numbers 60/227,165, 60/227,161, and 60/226,866, filed August 22, 2000, and a provisional application having serial number 60/262,541, filed January 16, 2001. The contents of these related provisional applications are incorporated herein by reference. The contents of this application are also related to several non-provisional patent applications being filed concurrently herewith. These contents of the non-provisional patent applications are hereby incorporated in full by reference and have the following attorney docket reference numerals: 510015-263, 510015-264, 510015-265, 510015-266, 510015-267, 510015-268, 510015-269, 510015-270, 510015-271, 510015-272

[0003] Background of the Invention

[0004] 1. Field of the Invention: The present invention relates to a surface emitting semiconductor laser and a method for manufacturing the same. Especially, the present invention relates to a vertical-cavity surface-emitting semiconductor laser for long wavelengths (i.e., 1.3 to 1.55 μ m) to be used as an optical source for a system of optical communication, optical interconnection, optical data-processing, or the like, in the field of optical data-communication or optical data-processing, and also to a method for manufacturing the novel vertical-cavity surface-emitting semiconductor lasers for long wavelengths.

[0005] 2. General Background: Significant recent progress in the development of vertical-cavity surface-emitting lasers (VCSEL's) emitting at 1.3-1.55µm is quickly making these light sources a viable option as high-performance components for optical fiber networks. In addition to offering cost advantages through such features as on-wafer testing, VCSEL's also have inherent advantages over edge-emitters such as scalability to two-dimensional arrays. Although many of the best results for

these devices have resulted from the wafer-fusion or metamorphic growth of AlGaAs-based distributed Bragg reflector (DBR) mirrors with active regions, there is still considerable interest in the monolithic growth of long-wavelength VCSEL's. Essentially, lattice-matched, highly reflective AsSb-based DBRs eliminate the need for the complicated mirror schemes.

[0006] The mirror stacks are formed of multiple pairs of layers often referred to as mirror pairs. The pairs of layers are formed of a material system generally consisting of two materials having different indices of refraction and being easily lattice matched to the other portions of the VCSEL. For example, a GaAs based VCSEL typically uses an Al_{X1}Ga_{1-X1}As\Al_{X2}Ga_{1-X2}As material system wherein the different refractive index of each layer of a pair is achieved by altering the aluminum content x1 and x2 in the layers, more particularly the aluminum content x1 ranges from 0% to 50% and the aluminum content of x2 ranges from 50% to 100%. In conventional devices, the number of mirror pairs per stack may range from 20-40 pairs to achieve a high percentage of reflectivity, depending on the difference between the refractive indices of the layers. The large number of pairs increases the percentage of reflected light.

[0007] In summary, a VCSEL includes a first distributed Bragg reflector (DBR), also referred to as a mirror stack, formed on top of a substrate by semiconductor manufacturing techniques, an active region formed on top of the first mirror stack, and a second mirror stack formed on top of the active region. The VCSEL is driven by current forced through the active region.

SUMMARY OF THE INVENTION

[0008] Lattice-matched, highly reflective AsSb-based DBRs eliminate the need for the complicated mirror schemes as mentioned above. Unlike AlGaAs DBRs, which have evolved over several years with many band-engineering schemes to produce electrically-mature mirrors, the AlAsSb/AlGaAsSb DBRs used in these lasers were, unfortunately, more resistive than would be desired. Combined with the poor thermal characteristics of these materials, the resulting high voltage leads to a large temperature rise in the active region which thereby limits the operation in these lasers to pulsed current.

[0009] Accordingly, in one embodiment of the present invention, a vertical-cavity surface-emitting laser (VCSEL) having at least one heat spreading layer is used for eliminating high voltage, thereby, allowing room temperature, continuous-wave (CW) operation of the VCSEL. The at least one of the heat spreading layers reduce the VCSEL temperature by allowing the injected current and generated heat to bypass at least one the DBRs which have poor electrical and thermal conductivity.

[0010] Accordingly, in another embodiment of the present invention, a vertical-cavity surface-emitting laser (VCSEL) for decreasing threshold current density comprises: (i) a first reflecting surface, (ii) a second reflecting surface, (iii) an active region with a first surface and a second surface, (iv) a first heat spreading layer preferably doped with an n-type material between the first reflecting surface and the first surface of the active region, (v) a second heat spreading layer preferably doped with an n-type material between the second reflecting surface and the second surface of the active region, (vi) an aperture formed by selectively etching the active region to a predetermined ratio of the size of the active region to the size of a DBR. The heat spreading layers reduce the VCSEL temperature by allowing the injected current and generated heat to bypass the reflecting surfaces which have poor electrical and thermal conductivity.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011] In order that the manner in which the above-recited advantages and objects of the invention are attained, as well as others which will become apparent, more particular description of the invention briefly summarized above may be had by reference to the specific embodiments thereof that are illustrated in the appended drawings. It is to be understood, however, that the appended drawings illustrate only typical embodiments of the invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

[0012] In the drawings:

[0013] FIG. 1 depicts the VCSEL according to the present invention, depicting the various layers;

[0014] FIG. 2 is a table listing the thermal conductivities and the electron/hole mobilities for the various materials considered for the heat spreading layers in the VCSEL;

[0015] FIG. 3 shows a plot of the CW-operating *L-I* characteristics of a VCSEL with a 20µm diameter (as defined by the undercut aperture) as a function of temperature;

[0016] FIG. 4 depicts a plot of the temperature rise in the active region as a function of dissipated power;

[0017] FIG. 5 indicates that the contact layers on the InP cladding and the tunnel junction, are located at standing-wave nulls in the laser cavity, so that free-carrier absorption is reduced as much as possible;

[0018] FIG. 6 shows the L-I curves of the VCSEL with a 16 μm etched pillar and an 8 μm undercut aperture under CW operation at various temperatures in the VCSEL;

[0019] FIG. 7 shows the injected current vs. voltage characteristics for different aperture diameters of the VCSEL;

[0020] FIG. 8 is a plot of the thermal impedance as a function of aperture diameter of the VCSEL; and

[0021] FIG. 9 is a plot showing a comparison in the temperature rise in the VCSEL as a function of the injected current for the air post VCSEL and the intracavity contact VCSEL.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS OF THE INVENTION

[0022] Lattice-matched, highly reflective AsSb-based DBRs eliminate the need for the complicated mirror schemes mentioned above, and electrically-pumped AsSb-based VCSELs emitting at 1.55μm have already been demonstrated [4]. Unlike AlGaAs DBRs, which have evolved over several years with many band-engineering schemes to produce electrically-mature mirrors, the Al_{a1}Ga_{1-a1}As_xSb_{1-x}/Al_{a2}Ga_{1-a2}As_xSb_{1-x} (a₁>0.9, a₂<0.3,x>0.5) DBRs used in these lasers were, unfortunately, more resistive than would be desired. Combined with the poor thermal characteristics of these materials, the resulting high voltage led to a high temperature rise in the active region which limited operation in these lasers to pulsed current. A small amount of Ga is generally added to the AlAsSb reflecting surfaces so as to stabilize these surfaces chemically, and make them more resistive to degradation without substantially increasing their index of refraction.

[0023] Accordingly, the present invention has a new design that has eliminated this high voltage and, therefore, has allowed room temperature, continuous-wave (CW)

operation of AsSb-based VCSELs. This new system preferably uses thick InP cladding layers which serve as contact layers and, as a result, avoids conduction through the mirrors. These layers, when the device is properly packaged, additionally act as heat-spreading layers, addressing the thermal issues associated with AsSb-based mirrors.

[0024] The design of the VCESL, as depicted by 1, is shown in Fig. 1. The reflecting surfaces or DBR mirrors 2 are preferably undoped with alternating layers of $Al_{a1}Ga_{1-a1}As_xSb_{1-x}/Al_{a2}Ga_{1-a2}As_xSb_{1-x}$ (a₁>0.9, a₂<0.3). The lower DBR 2 resides on a substrate 14. The two heat spreading layers 4 and 6 (i.e., the InP layers) are 1-3\(\lambda\) thick and doped n-type with silicon to a level of 5x10¹⁷/cm³. The active region 8 is based on an alloy formed of AlGalnAs. Alternateively, the active region 8 may also be based on alloys formed from InGaAsP, or InGaAs material system and contains five strain-compensated quantum wells. A tunnel junction 10 may also be placed at the top InP/AlGaInAs interface, taking advantage of a favorable band-alignment to generate holes for the active region. Preferably, the tunnel junction is formed by the combination of InP and InAlAs based compounds. Holes are created by extraction of electrons from the valence band of the p-type layer in the tunnel junction. This design, therefore, allows two n-type contact layers which have both higher electrical conductivity and lower optical loss than similarly-doped p-type layers. The tunnel junction itself is at a standing-wave null of the cavity mode to minimize the absorption associated with the higher doping at this interface. The injected current is funneled from the outer contacts to the center of the structure below the mirrors by selectively etching the active region, and carriers are spread across the aperture opening by the finite resistance of the tunnel junction.

[0025] From a material standpoint, the heat spreading layers may be chosen such that optical reflections from their edges add in phase with reflections from the DBRs.

[0026] Bandgap engineering is a well-established technology and has been used to reduce voltage drop across DBRs, but it does not address the reduction of thermal impedance. InP brings a benefit of high thermal conductivity in the Sb-based DBR as a low index material. However, the thermal impedance of this DBR can be expected to reduce only a factor of two, since heat flows through the DBR and AlAsGaSb still dominates the thermal conductivity.

[0027] The tunnel junction 10 located between the top reflecting surface, or DBR, and the active region generates holes for the quantum wells and allows the InP layers to be n-type. Only the InP layers and the tunnel junction are doped. This contact scheme enables current to be injected through the InP cladding layers and bypass the Sb-based DBRs, and this eventually reduces series resistance of the VCSELs. This structure also allows heat generated inside the VCSEL to bypass the DBRs in the same manner with the injected current, and most of the heat comes out of the VCSEL through the InP layers and metal contacts. This provides the VCSEL with low thermal impedance in spite of the fairly low thermal conductivity of the Sb-based DBRs. The high electron mobility and the high thermal conductivity of InP eventually lead to low electrical and thermal impedance into the VCSEL and prevent the VCSEL from heating up. FIG. 2 indicates, generally, the mobility and thermal conductivity values for the different materials in the VCSEL.

[0028] The CW-operating L-I characteristics of a VCSEL with a 20 μ m diameter (as defined by the undercut aperture) are shown in Fig. 3 as a function of temperature. The small ripples that can be seen in the curves are caused by feedback from the air-substrate boundary; which can be improved by optimizing the antireflective coating. The threshold current is 6.2mA at 20°C, corresponding to a threshold current density of 1.97 kA/cm². At this temperature, the maximum output power is 100μ W and the differential quantum efficiency is 5.6%. The central lasing wavelength of the devices was 1.555μ m. The high electrical conductivity of n-type InP, which was measured on separate samples to be $6x10^{-3}$ Ω -cm for the doping level used, leads to a low resistance structure. The I-V characteristics for the device at 20°C are also shown in Fig. 3. In this embodiment, the VCSEL had a turn-on voltage of 0.9V and a differential resistance of 230Ω .

[0029] The lower dissipated powers resulting from these good electrical characteristics directly lead to reduced heating in the devices. Based on a measured thermal impedance of 1.1°C/mW for a 22 μ m device and 1.6°C/mW for a 25 μ m device from the first generation of AsSb-based VCSELs, the temperature rise in the active region as a function of dissipated power is plotted in Fig. 4.

[0030] As seen from FIG. 4, although the-first generation of AsSb-based VCSELs had very low threshold current densities, the high voltage introduced by the unoptimized mirrors led to a large dissipated power and a corresponding large

temperature rise in the active region. The temperature rise at threshold, in fact, was over 100°C. For the new design, the temperature rise at threshold is only ~19°C. The thermal impedance values thereby indicate a substantial improvement in the heat management of the devices with the InP contact layers. Further improvements in the thermal impedance are expected, therefore, when these devices are flip-chip bonded to a heat-sinking substrate and heat generated in the active region can be conducted to the heat-sink through the InP layers which have a very high thermal conductivity.

[0031] The VCSEL was grown by molecular beam epitaxy in a single step. The top and bottom DBRs 2 used 30.5 periods and 21.5 periods of a first AlGa AsSb layer and a second AlGaAsSb layer respectively. This material combination shows an index contrast of 0.47, which brings a calculated reflectivity of about greater than 99.9 % for the top DBR. The measured transmission of the bottom DBR was 1.2 %. The 1-3λ thick InP cladding layers 4 and 6 located on top and bottom of the active region were both n-type doped 5 x 10¹⁷ cm⁻³ with Si, with top surface contact layers 10 nm thick doped 5 x 10¹⁸ cm⁻³ with Si. InP doped with Si to a level of 5 x 10¹⁷ cm⁻³ shows an absorption coefficient of 2.5 cm⁻¹. The tunnel junction 10 located between the top InP layer and the active region. The n-type layer of the tunnel junction 10 is 20nm of InP doped 3 x 10¹⁹ cm⁻³ with Si, and the p-type layer is 20nm of AllnAs doped 1 x 10²⁰ cm⁻³ with C. The active region 8 consists of five strain compensated InAlGaAs QWs. This active region has large conduction band offsets and is promising for high temperature operation.

[0032] The whole cavity including the active region 8 and the InP cladding layers 4 and 6 is $1-3\lambda$ thick. The grown cavity showed a resonance wavelength of 1550 nm, the active region showed photo luminescence peak at 1510 nm, and this gain offset is expected to put the threshold minimum around room temperature. All heavily-doped layers, i.e. the contact layers on the InP cladding and the tunnel junction, are located at standing-wave nulls in the laser cavity, so that free-carrier absorption is reduced as much as possible. This is depicted in FIG. 5.

[0033] Exposing the InP contact layers is one of the most critical steps in a fabrication process of the VCSEL. Since the contact layer thickness should be minimized to reduce free carrier absorption in the cavity, various selective etchings were used to control etching depth precisely when the contact layers were exposed.

A low-voltage RIE using Cl₂ gas etches through the AlGaAsSb-based DBR but does not etch the InP contact layer, so that the etching stops at the very top of the contact layer. This transition is easily identified during the RIE using an in-situ laser monitor. Although the selectivity of AlGaAsSb to InP is not so large (around 6:1), the RIE exposed the very thin (10nm) top contact layer by combining the selective RIE with the in-situ monitoring. The bottom contact layer (10 nm) was exposed by removing the top InP cladding layer and the thin InAlGaAs-based active region. Two selective etches were used to expose this thin layer. An RIE with CH₄/H₂/Ar gases removes the InP cladding layer but stops at the top InAlAs layer located on top of the active region. Etching of the active region using a mixture of citric acid and hydrogen peroxide exposes the bottom contact layer. This mixture etches the InAlGaAs-based active region but does not etch the InP contact layer with a selectivity of more than 100:1.

[0034] The L-I characteristics of the VCSELs were measured at various temperatures both under CW and pulsed operation. Fig. 6 shows the L-I curves of the VCSEL with a 16 μ m etched pillar and an 8 μ m undercut aperture under CW operation at various temperatures. At 25°C, the threshold current and threshold current density are 800 μ A and 1.6 kA/cm², respectively, and the differential quantum efficiency is 23 % at maximum. The maximum CW output power is 1.05 mW at 20 °C and 110 μ W at 80 °C, and the VCSEL operates up to about 88 °C.

[0035] Excellent results, such as high temperature operation and high output power, as demonstrated by the present invention, are attributed to three primary benefits resulting from the VCSEL structure developed in this work: low operating voltage, low thermal impedance, and low scattering loss.

[0036] Low values of operating voltage and thermal impedance result from the intracavity-contacted structure with the thick, n-type InP layers. Fig. 7 shows the injected current vs. voltage characteristics for different aperture diameters. Fig. 8 is a plot of the thermal impedance as a function of aperture diameter. Both figures also show the data for the air-post VCSELs, in which current is injected through the Sb-based DBRs. The intracavity contacts provide much lower electrical and thermal impedance compared with the air-post VCSELs. The intracavity-contacted VCSEL with a 16 μ m pillar and an 8 μ m aperture shows a threshold voltage of 1.4 V and a thermal impedance of 2.2 °C/mW, whereas the 15- μ m air-post VCSEL shows a

threshold voltage of 7.0V and a thermal impedance of 4.1 °C/mW. These differences indicate that, in the structure, both the injected current and generated heat bypass the AIAsSb/AIGaAsSb DBRs, which have poor thermal and electrical conductivity.

[0037] These low values eventually decrease the device temperature, resulting in good thermal properties of the VCSELs. This is depicted in FIG. 9. The temperature rise in the InP intracavity VCSEL is less than 10 °C at threshold, which is much lower than the air-post VCSELs (> 100 °C), even though the aperture, which corresponds to a cross section of current and heat paths, is smaller for the VCSEL (8 μ m) than for the air-post (15 μ m).

[0038] Furthermore, the voltage and thermal impedance do not change much with the aperture diameter in the intracavity-contacted structures as can be seen in the air-post structure, and hence the aperture can be made smaller with little increase in the device temperature. Since a vertical flow of the heat or current in the VCSEL depends on cross section of the aperture, less dependence of the voltage and thermal impedance on the aperture size shows that, in the VCSELs, the InP cladding layers work as current and heat spreaders and a lateral flow in the InP cladding layers is dominant for both the injected current and generated heat.

[0039] Thus, in a nutshell, the InP layers reduce the device temperature by allowing the injected current and generated heat to bypass the Sb-based quaternary DBR, which has poor electrical and thermal conductivity. This improved VCSEL shows excellent performance, e.g. high output power, low threshold current, and high differential efficiency, under CW operation not only at room temperature but also at high temperatures greater than 80 °Celcius.

[0040] While the specification describes particular embodiments of the present invention, those of ordinary skill can devise variations of the present invention without departing from the inventive concept. For example, a suitable high thermal conductivity material may be used in place of the InP layers. Alternatively, there could be one or more layers of these high thermal conductivity materials.

CLAIMS:

We claim the following:

1. A method for reducing the temperature in a vertical-cavity surface-emitting laser (VCSEL), the method comprising:

forming at least one of a heat spreading layers adjacent at least one of a reflecting surfaces in a VCSEL;

said at least one of the heat spreading layers reducing the VCSEL temperature by allowing heat to bypass said one of the reflecting surfaces.

- 2. The method according to claim 1, wherein at least one of the heat spreading layers is doped with an n-type material.
- 3. The method according to claim 2, wherein the n-type material includes an InP compound.
- 4. The method according to claim 1, wherein at least one of the reflecting surfaces is a Distributed Bragg Reflector (DBR).
- 5. The method according to claim 1, further comprising the step of forming a tunnel junction between an apertured active region and the at least one of the reflecting surfaces.
- 6. The method according to claim 5, wherein the active region comprises an alloy of InAlGaAs approximately lattice matched to InP.
- 7. The method according to claim 5, wherein the active region comprises an alloy of InGaAsP approximately lattice matched to InP.
- 8. The method according to claim 5, wherein the active region comprises an alloy of InGaAs approximately lattice matched to InP.
- 9. The method according to claim 4, wherein the DBR is made of alternating layers of Al_{a1}Ga_{1-a1}As_bSb_{1-b} and Al_{a2}Ga_{1-a2}As_bSb_{1-b}.

10. The method according to claim 9, wherein b is greater than about 0.5, a1 is greater than about 0.9, and a2 is less than about 0.3.

- 11. The method according to claim 4, wherein the DBR is undoped.
- 12. The method according to claim 1, wherein the VCSEL exhibits continuous wave operation at temperatures greater than about 80 degrees Celsius.
- 13. The method according to claim 5, wherein the tunnel junction comprises of n-type InP and p-type InAlAs.
- 14. The method according to claim 1, wherein the heat spreading layer has a thickness of about $1-3\lambda$.
- 15. The method according to claim 5, wherein a mixture selectively etches the active region to form an aperture in the VCSEL, said mixture precluding substantial etching of the heat spreading layer.
- 16. A method for reducing the thermal impedance in a vertical-cavity surface-emitting laser (VCSEL), the method comprising:

forming a first heat spreading layer between a first reflecting surface and an active region in a VCSEL;

providing a second heat spreading layer between a second reflecting surface and the active region in a VCSEL; and

said first and second heat spreading layers reduce the thermal impedance in the VCSEL by allowing an injected current to bypass the reflecting surfaces.

- 17. The method according to claim 16, wherein the first and the second heat spreading layers are doped with an n-type material.
- 18. The method according to claim 17, wherein the n-type material includes an InP compound.
- 19. The method according to claim 16, wherein the first and the second reflecting surfaces are Distributed Bragg Reflectors (DBRs).

20. The m thod according to claim 16, further comprising the step of forming a tunnel junction between an apertured active region and the first reflecting surface.

- 21. The method according to claim 20, wherein the active region comprises of an alloy of InAlGaAs approximately lattice matched to InP.
- 22. The method according to claim 20, wherein the active region comprises an alloy of InGaAsP approximately lattice matched to InP.
- 23. The method according to claim 20, wherein the active region comprises an alloy of InGaAs approximately lattice matched to InP.
- 24. The method according to claim 17, wherein the DBR is made of alternating layers of $Al_{a1}Ga_{1-a1}As_bSb_{1-b}$ and $Al_{a2}Ga_{1-a2}As_bSb_{1-b}$.
- 25. The method according to claim 20, wherein b is greater than about 0.5, a1 is greater than about 0.9, and a2 is less than about 0.3.
- 26. The method according to claim 19, wherein the DBRs are undoped.
- 23. The method according to claim 16, wherein the VCSEL exhibits continuous wave operation at temperatures greater than about 80 degrees Celsius.
- 27. The method according to claim 20, wherein the tunnel junction comprises of n-type InP and p-type InAlAs.
- 28. The method according to claim 16, wherein the heat spreading layers have a thickness of about 1-3λ.
- 29. The method according to claim 20, wherein a mixture selectively etches the active region to form an aperture in the VCSEL, said mixture precluding substantial etching of the heat spreading layer.
- 30. A vertical-cavity surface-emitting laser (VCSEL) operating at a reduced temperature, the VCSEL comprising:
 - a first and a second reflecting surface in a VCSEL;
 - at least one active region in the VCSEL;

a first and a second heat spreading layer in the VCSEL; and

the first and second heat spreading layers allowing heat generated in the VCSEL to bypass the first and second reflecting surfaces, thereby reducing the temperature of the VCSEL.

31. The vertical-cavity surface-emitting laser (VCSEL) according to claim 30, wherein the first and second heat spreading layers are chosen such that optical reflections from their edges add in phase with reflections from the first and second reflecting surface.

1/4







FIG. 2


	THERMAL CONDUCTIVITY [W/K-CM]	MOB [CM *	ILITY ² /V-s]
		ELECTRON	HOLE
InP	0.68	4600	150
AlAsSb	0.04	<i>80</i>	
AlGaAsSb	0.03	700	
GaAs	0.45	<i>8500</i>	400






SUBSTITUTE SHEET (RULE 26)





SUBSTITUTE SHEET (RULE 26)



INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/41822

			01,0001,11022		
A. CLASSIFICATION OF SUBJECT MATTER					
IPC(7) US CL	: H01S 3/08, 5/00 : 372/45, 46, 50, 96				
	o International Patent Classification (IPC) or to both	national classification an	d IPC		
	DS SEARCHED				
Minimum do	ocumentation searched (classification system follower	d by classification symbo	le)		
U.S. : 3	172/36, 45, 46, 50, 96	a by classification symbo	15)		
	, , , , , , , , , , , , , , , , , , , ,				
D					
Documentari	on searched other than minimum documentation to	he extent that such docum	nents are include	in the fields searched	
				•	
Electronic da	ata base consulted during the international search (na	ame of data base and, who	ere practicable, s	earch terms used)	
Please See C	ontinuation Sheet	•	•		
C. DOC	UMENTS CONSIDERED TO BE RELEVANT				
Category *	Citation of document, with indication, where	appropriate, of the releva	nt passages	Relevant to claim No.	
X	US 5,422,901 A (LEBBY et al) 06 June 1995 (06.			1, 4	
	50.				
Y				5-10, 12-15	
Y	LIC 5 001 226 A CVITEN et al. 22 Navember 1000	M2 17 1000\ At - A'			
•	US 5,991,326 A (YUEN et al) 23 November 1999 (23.11.1999), the entire document.			9-10	
Y	WO 9807218 A1 (Jayaraman et al) 19 February 1998 (19.02.1998), see the abstract.			5-8, 13, 15	
	, , , , , , , , , , , , , , , , , , , ,	(0 0, 10, 10	
l					
	1		j		
.			}		
l					
<u> </u>					
Further	documents are listed in the continuation of Box C.	See patent far	nily annex.		
* Sp	pecial categories of cited documents:			national filing date or priority	
	defining the general state of the art which is not considered to be	gate and not in c principle or theo	ontlict with the applica ry underlying the inves	ation but cited to understand the	
of particul	lar relevance				
"E" earlier app	plication or patent published on or after the international filing date	considered novel	or cannot be consider	claimed invention cannot be ed to involve an inventive step	
"L" document	which may throw doubts on priority claim(s) or which is cited to	when the docum	ent is taken alone		
	he publication date of another citation or other special reason (as			claimed invention cannot be	
				when the document is documents, such combination	
"O" document:	referring to an oral disclosure, use, exhibition or other means		a person skilled in the		
*P" document published prior to the international filing date but later than the "&" document member of the same patent family					
	ate claimed				
Date of the actual completion of the international search Date of mailing of the international search report					
01 October 20	001 (01.10.2001)	17 OCT 20	1 1 1		
	illing address of the ISA/US	Authorized officer			
Com	missioner of Patents and Trademarks	ω	Magarit.	.,	
Box !	PCT tington, D.C. 20231	Quyen P. Leung	Nocceles	'U \	
Facsimile No. (703)305-3230 Telephone No. (703) 308-0956					

Form PCT/ISA/210 (second sheet) (July 1998)

INTERNATIONAL SEARCH REPORT	PCT/US01/41822				
	·				
·					
Continuation of B. FIELDS SEARCHED Item 3: EAST search terms: VCSEL, heat spreading, AlGaAsSb, tunnel junction	LEAST .				
·					
·					
	·				

Form PCT/ISA/210 (second sheet) (July 1998)